Abstract -This paper proposes a SEPIC-input, self-driven, active clamp ZVS converter, where an auxiliary winding and a RC delay circuit are employed to drive the active clamp switch and to achieve asymmetrical duty control without any other extra circuits. Based on the fixed dead time and the resonance between capacitors and inductors, both the main switch and the auxiliary switch can rule the ZVS operation. Detailed operation modes are presented to illustrate the self-driven and ZVS principles. Furthermore, an accurate statespace model and the transfer functions of the proposed converter have been presented and analyzed in order to optimize dynamic performance. The model provides efficient prediction of converter operations. Experimental results, based on a prototype with 80V input and 15V/20A output, are discussed to verify the transient and steady performance of the proposed converter.
Introduction
The switching mode power supplies based on an active clamp transformer reset technique, offer high efficiency and reliable power-handing capability in numerous applications. The active clamp circuit can suppress voltage stress from power semiconductors, and absorb surge energy stored in the leakage inductance [1] - [3] . This technique also offers many other advantages including the ability to switch at zero voltage switching (ZVS), a wide range of input voltage and duty cycle operation beyond 50 percent [4] , etc.
Its benefits have resulted into an overall improvement in performance. However, since the high-side active clamp switch is floating, an extra driver and isolated circuits are required [5] . This is troublesome as newer integrated circuits require power supplies in smaller packages and higher efficiency. Furthermore, to perform the ZVS operation of the converter, an asymmetrical duty control method with a fixed dead time should be applied. In general practice [6] , it can be done by associating an extra controller with the main control loop, which is a little complex. On the other hand, the isolated SEPIC-input, active-clamp converter is one of the most attractive softswitching converter topologies [8] - [9] . Although the converter has been presented in the past years, the detailed system model analysis has not been thoroughly discussed. In order to optimize dynamic performance, it is necessary to develop a valid small-signal model [10] - [18] .
This paper proposes a SEPIC-input, self-driven, active clamp ZVS converter that utilizes a fixed-dead-time asymmetrical duty control mechanism. The converter uses only one auxiliary winding of the transformer to drive the active clamp switch. Moreover, the asymmetrical control can be easily operated in this self-driven circuit.
The objective of this paper is to present the working principles, modeling, analysis, and design of such converter and also to provide experimental results. These will be tackled in various sections of the paper. The operating principle and a detailed analysis of the converter are explained in Section II. Modeling and the method of analysis with the steady-state and small-signal model are presented in Section III. The obtained experimental results are featured in Section IV.
SYSTEM ANALYSIS

Circuit Description
The SEPIC-input, self-driven, active clamp forward-type converter is shown in Fig. 1 . The main structure of the primary side is based on the SEPIC-input forward converter. It is made up of the input filter inductor Li, the main switch S1, the active clamp circuit, the transformer, and the selfdriven circuit. The main structure of the secondary side is based on the transformer center-tapped rectifier. D1 and D2 denote the anti-parallel diodes across switches S1 and S2, respectively. Lr and Lm represent the leakage inductance and the magnetizing inductor of the transformer. Cr1 and Cr2 are the parasitic output capacitors of S1 and S2, respectively.
Fig. 1. Circuit of the SEPIC-input self-driven active clamp ZVS converter
The active clamp circuit, including the auxiliary switch S 2 and the clamp capacitor C c , is used to absorb the surge energy from the leakage inductance, and reduce the voltage stress from the main switch S 1 . The main switch S 1 achieves ZVS operation through the resonant capacitance C r1 and C r2 , the magnetizing inductance L m , and the leakage inductance L r . On the other hand, the resonance between C c and L r can facilitate ZVS operation for the active clamp switch S 2 . N p and N a represent the winding number of the primary and auxiliary winding of the transformer, respectively. The proposed self-driven circuit, which consists of the coupled auxiliary winding and RC delay circuit, is used to drive S 2 and to generate fixed dead time, instead of extra driving circuits. The dead time is required to perform the ZVS operation of the switches S 1 and S 2 in this converter when they are both turned off.
The Operation Principles
In the system analysis, the following simplifying assumptions are used: 1) All switches and diodes used are ideal.
2) The capacitance C1 is large enough so that the voltage it is using is constant.
3) The output inductance filter is large enough that the output voltage and current are constant.
4) The parasitic output capacitors, Cr1 and Cr2, are small enough.
Based on the voltage-second product balance, the clamp capacitor voltage is given as
There are 11 operation modes during one switching period in the proposed converter. The key waveforms of this converter are shown in Fig. 2 , while the equivalent circuits for each mode are given in Fig. 3 . The detailed analysis of this converter is explained below: The input inductance current i Li (t) ,output inductance current i Lo (t) and the magnetizing current i Lr (t) are given as:
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where N=N p /N s1 =N p /N s2 is the winding ratio of the transformer.
This mode ends at t=t 1 when the main switch S 1 is turned off. Mode 2 (t 1 ≤t<t 2 ): At time t=t 1 , the main switch S 1 is turned off. Since its parasitic output capacitor voltage V Cr is zero, S 1 is operated by zero voltage turn-off. In this interval, i Lr charges capacitor C r1 and discharges capacitor C r2 by resonating. The resonant circuit is composed of the resonant capacitors C r1 and C r2 , the leakage inductor L r, and the magnetizing inductor L m . Since C r1 and C r2 are very small, the transition interval is very short. Therefore, the charging operation of C r1 and the discharging operation of C r2 are processed quickly. The magnetizing current i Lr tends to rise and V Cr2 decreases to zero quickly. The equations of the resonant capacitor voltage and inductor current are expressed as:
Since the clamp voltages V Cc varies according to different duty cycles, we can assume V Cc (t 2 ) > v C1 (t 2 
where C q =C r1 +C c .
This mode ends when the resonant capacitance voltage V Cr1 reaches V c1 .
Mode 5 (t 4 ≤t<t 5 ): At the end of mode 4, the rectifier diode D 4 is blocked, and D 3 is turned on. The voltage applied to the primary of the transformer reverses polarity, and tends to rise quickly. So is the self-driven auxiliary winding voltage V Na . Because of the RC delay circuit, the gate-to-source voltage of S 2 , V S2,gs , increases slowly. In the delay interval, the capacitance voltage V Cr1 increases by resonating among C r1 , C c , L r and L m , decreasing the resonant current i Lr .
The energy stored in C 1 is transferred to supply the output power and to excite output inductor L o . The output inductance current is given as:
This mode ends when the delay interval ends and S 2 is turned on at ZVS. Mode 6 (t 5 ≤t<t 6 ): This mode begins when S 2 is turned on at ZVS by the self-driven circuit at time t 5 . During this mode, the resonant circuit consistes of C r1 , C c , L r and L m . Since the resonance, the magnetizing current i Lr is decreased while the capacitance C c and C r1 are charged. The primary voltage V P and the self-driven auxiliary winding voltage V Na are increased. On the other hand, the capacitance voltage V C1 is applied to the output inductor via the transformer, which causes i Lo to increases.
The resonant capacitor voltage and magnetizing current are expressed as:
where L q =L r +L m .
This mode ends when the magnetizing current i Lr equals 0 at time t 6 .
Mode 7 (t 6 ≤t<t 7 ): At time t 6 when i Lr =0, the voltages V Cc and V Cr1 are increased to resonant peak voltage. During this mode, the resonant circuit is composed of C c , C r1 , L r and L m . The magnetizing current i Lr changes its direction and is increased by resonance while the capacitance voltages V Cc and V Cr1 are discharged. Therefore, the primary side voltage V P is decreased. On the other hand, power stored in L i is released to the capacitor C 1 , by which L i is reset. The output capacitance C o is charged by L o , and L o is reset by the output power.
The primary side voltage and the output inductor current are given as:
This mode ends when V Cr1 =V Cc are decreased to V C1 at time t=t 7 .
Mode 8 (t 7 ≤t<t 8 ): This mode begins when capacitance voltages V Cr1 and V Cc are discharged to V C1 . Therefore, the primary voltage V p and the auxiliary self-driven winding voltage V Na are equal to 0 at time t 7 . The rectifier is shortcircuited. The secondary side diodes are both on, and the diode current i D3 is decreased from output inductance current to 0 while the diode current i D4 is increased from 0 to output inductance current. In this interval, the resonant circuit is consisted of C r1 , C c and L r . As the RC delay circuit, the driving voltage of S 2 is decreased to the threshold voltage, turning off S 2 , and ending this mode.
This interval is very critical for S 1 to achieve ZVS. The time interval can be expressed as:
During this mode, the output inductance voltage v Lo (t) and input inductance voltage v Li (t) are:
Mode 9 (t 8 ≤t<t 9 ): At time t 8 , the parasitic output capacitance voltage of S 2 is zero, and S 2 is operated by zero voltage turn-off. The capacitance current i Cc is zero, and the resonant circuit is reduced to C r1 and L r . This mode ends when diode current i D3 reaches to zero, and i D4 is equal the output inductance current.
Mode 10 (t 9 ≤t<t 10 ): This mode begins when the primary side voltage V p reverses its polarity and begins to increase. The resonant capacitance voltage V cr1 decreases quickly by resonating among C r1 , L r and L m . In this mode, C 1 is charged by the input power and L i . The power stored in the output inductor L o is released to charge C o and to supply output.
This mode ends when V cr1 reaches 0. Mode 11 (t 10 ≤t<t 11 ): When V cr1 reaches zero, the antiparallel diode of the main switch S 1 is turned on. Therefore, the primary voltage V p is increased, while i Lr reverses its polarity and begins to increase. During this mode, the input power is delivered to inductor L i while the capacitance voltage V c1 (t) is applied to the output inductor L o via diode D 4 . This state ends when the main switch S 1 is turned on at ZVS.
The Key Issues to ZVS and the Self-driven Active Clamp
The key features of the proposed converter are the selfdriven active clamp switch and the ZVS operation for both t he main and the auxiliary switches.
To ensure smooth ZVS operation of switch S 2 at mode 5, the condition of t d1 > t m2 +t m3 +t m4 must be satisfied, where t d1 is the dead time on the positive-going-edge of V gs2 , and t m2~tm5 represent the time intervals of mode 2~ mode 4, respectively. Therefore, before S 2 is turned on, the antiparallel body diode D 2 of S 2 should be on by the resonance between C r1 , C r2 , L r , and L m . Since C r1 , C r2 , and L r are so small, the resonance time between them can be neglected. For convenience, we can use the following approximate equation to estimate t d1 :
where C r =C r1 +C r2 .
To ensure ZVS operation of switch S 1 at mode 11, V Cr1 sh ould be zero and S 2 should be turned off before S 1 is turned on. Therefore, the resonance time t r of L r , L m , C r1 , and C c sh ould be satisfied as
in which D is the duty cycle of S 1 , and T s is the switching pe riod. For convenience, we can calculate t r as:
On the other hand, from Fig. 2 , the positive-goingedge of V gs2 is expressed by
where C eq =C iss +C, and C iss is the input capacitance of S 2 . The auxiliary winding number N a , which becomes the ke y parameter of S 2 to be self-driven, is determined from (1) , (11) and (14) as follows:
Model Derivation
In this section, the state-space average modeling technique is applied to the proposed converter to develop small-signal and steady-state characteristics. The smallsignal model of the converter is derived by performing the averaging process on the converter's steady-state waveforms.
Decomposition and Averaging
In order to optimize the dynamic performance of the proposed converter it is necessary to develop a valid smallsignal model. We start by modeling the physical behavior of the proposed converter in Continuous Conduction Mode (CCM), and derive state-space equations for each mode of operation [19] - [24] . The dead times are neglected in this analysis for the sake of simplicity, because they are very short as compared to the other two main intervals in the switching cycle.
The following assumptions are made in regards to the proposed circuit:
1) The AC variations are much smaller in magnitude compared to the DC quiescent values.
2) The open loop crossover frequency of the converter is much smaller than the switching frequency.
3) The frequencies of variations of the converter inputs are much smaller than the switching frequency.
The circuit topology of the converter is shown in Fig. 4 . Using normalized quantities, R o denotes the output load. The resistance r Co is the equivalent series resistance (ESR) of the output capacitor, while r i and r o are the internal resistance of the input inductor L i and output inductor L o, respectively. Note that although their values are very small, these resistors cannot be neglected in the modeling process as they are very critical to the cutoff frequency accuracy of the output low-pass filter.
The duty cycle D is defined by D=t on /T s , where t on represents the interval within the switching period during which the S 1 is in conduction. Fig. 4 . Circuit of the SEPIC-input self-driven active clamp converter considering the parasitic resistances
State-Space Description
Since the proposed self-driven active clamp converter contains two inductors, L i , and L o , and three capacitors, C c , C 1 and C o , the state vector x(t) should comprise of the independent inductor currents i Li (t) and i Lo (t), as well as the capacitor voltages v Cc (t), v C1 (t), and v Co (t). So, we can define the state vector as: (16) As there are no coupled inductors, the matrix K is diagonal, and simply contains the values of capacitance and inductance.
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The input voltage v in is typically assigned as the input vector u(t), and the output voltage v o as the output vector y(t).
During a switching cycle, the converter changes its state and corresponding equivalent circuit every time one of the switches or diodes commences conduction, or ceases to conduct current. Due to the operating action of the switches, S 1 and S 2 , the converter will exhibit two different equivalent circuits in one switching period. The first state exists when S 1 is on and S 2 is off for a time interval DT s and is shown in Fig. 5(a) . The second state, as shown in Fig. 5(b) , is obtained when S 1 is off and S 2 is on for a time interval (1-D)T s . To derive the state-space equations, from the operating principles analysis in Section II, rewrite the inductor voltages and capacitor currents as linear combinations of the elements of x(t) and u(t), as follows:
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It is also necessary to express y(t) as linear combinations of the elements of x(t) and u(t). The output circuit is driven by two independent signals v Co (t) and i Lo (t). Thus, v o (t) can be computed by superposition.
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Equations (20), and (21) are the description of the state (a). These equations can be derived in the following statespace form: Similarly, in the State II when S 1 is off and S 2 is on, the in ductance voltages, capacitance currents, and converter outp ut voltage are given by:
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The state equations can be written as follows in statespace form 2 2 ( ) ( 
Steady-State Model and Small-Signal Model
Suppose that the converter is driven at a steady-state that is a quiescent operating point (I, V) and with quiescent input voltage v in (t)=V in as well as duty ratio d(t)=D. During one switching period, by inserting disturbances at the input voltage and duty-cycle, the total averaged quantities of the converter can be expressed as the sums of the DC and AC components.
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By applying the averaging technique, the perturbation yields the steady-state and linear small-signal state-space equations: 
and
The vector coefficients of ˆ( ) d t in (30) are: From the steady-state equations, the DC input-tooutput voltage transfer function can be expressed as:
If r Li and r Lo are assumed to be zero, the conversion ratio of the converter will become: 2 .
Transfer Functions
Given the small-signal equations, the control-to-output transfer function G vd (s) is found by applying the Laplace transform: 
and ( ) ( )
The input-to-output voltage transfer function is found by setting duty cycle variations .
Simulation Results
In the circuit shown in Fig. 1 , the following parameters in Table 1 are assigned to simulation. 
Simulations are performed by using MATLAB software. Fig. 6 shows the bode magnitude and phase plots of G vg (s).
Fig. 6. Graphical construction of the input-to-output transfer function
At low frequency, the magnitude first increases, and then decreases as the frequency increases. The phase function begins at 90° and decreases up to -270° at high frequency. From the plots, we can also obtain the corner frequency occurring at 7.4 kHz, which is contributed by the filter of internal resistance r i , r o , the ESR r Co , and the output capacitor 
Stability Analysis
To design a regulator system that meets design goals toward the rejection of disturbances, transient response, and stability, a 2-pole, 1-zero loop compensator circuit shown in Fig. 8 is considered. The compensator consists of isolated circuit, error amplifier, and a PWM comparator. 
Therefore, the loop gain of the proposed converter is:
where A c is the coefficient of the signal amplification, and V m is the magnitude of the saw tooth wave in the comparator. In this paper, we designed the compensator parameters as R c1 =1.9kΩ, R c2 =2kΩ, C c1 =220uF, and C c2 =180uF. From (36) and 
The loop gain plot of the magnitude and the phase characteristics as functions of frequency f is shown in Fig. 9 . It shows that the crossover frequency is 1.23 kHz with the phase margin 42.5°, and the gain margin is 13.2 dB at 7.38 kHz. The loop gain slope is -20 dB/dec at high frequency, and the phase shift is approaching -180°. It should be noted that the compensator provides the gain slope -20 dB/dec at the crossover frequency and a phase compensation at the middle frequency range, which are good for ripple rejection. From the diagram, we can also see that the loop gain function contains the same corner at 7.4 kHz. However, the high peak influence is highly damped by the compensator. Therefore, the compensator satisfies the performance required by the converter. 
Experimental results
The proposed self-driven active clamp ZVS converter provides fewer components without degradation in performance. In order to verify the theoretical analysis of the proposed self-driven active clamp ZVS converter, a prototype converter has been built and tested. The prototype of the proposed converter is given in Fig. 10. Fig. 10 . Photograph of the prototype converter Since the switching frequency of the prototype converter is 55kHz, that is the switching period is about 18us, the dead time t d1 and t d2 are chosen as 0.5us according to (11) . So, in the RC delay circuit, R is chosen to be 8Ω while C is 47nF.
As illustrated in Section II, in this proposed converter, the transformer leakage inductance, magnetizing inductance and the clamp capacitance are very important as S 2 is turned off by the resonance in mode 8. The output voltage of this prototype is 15V and the input voltage is 80V, as discussed in (35), the transformer winding ratio is chosen as 4.5, and the duty cycle is 0.42. From (12) and (13), L r , L m and C c are designed as 1.41uH, 168uH and 0.22uF, respectively.
Auxiliary winding number N a can be calculated by (16) with the parameters given in TABLE II. As stated in (15) , the calculated value of N a is 1.9, and it is finally chosen 2 as an integer value.
The parameters and some specifications of the prototype converter are listed in Table 2 . Fig . 11 provides the measured results of the gate voltage and the drain voltage of the main switch S 1 and auxiliary switch S 2 at the rated output power. It is shown that before the switches S 1 and S 2 are turned on, the drain voltages v ds1 and v ds2 are zero. Therefore, the ZVS operation is achieved for S 1 and S 2 as illustrated in Section II. From the figure, we can see that the measured peak-to-peak value of v ds2 is about 110V, which concurs with the theoretical result of 111.1V. In Fig. 12 , the primary voltage V p , the auxiliary selfdriven winding voltage V Na , and the drain-to-source signal v ds2 are presented, which can illustrate the principle of the self-driven. It is clear that the waveform shapes of V p and V Na are the same. When the primary voltage is positive, the driving signal v ds2 decreases after the designed dead time and S 2 is turned on at ZVS. When V Na is decreased to the threshold voltage by resonating, S 2 is turned off after a dead time. With the input voltage 80V and output voltage 15V, the two dead time durations, t d1 and t d2 , are shown in Fig. 13 and Fig. 14, respectively . Based on the waveforms, t d1 is measured as 0.45 us, while t d2 is 0.38 us, which are very close to the chosen values discussed above. Therefore, ZVS conditions can be achieved by resonating between inductors and capacitors during the dead times. It can be seen that the theoretical analysis matches the full range of frequencies. It also proved the feasibility and correctness of the modeling technique. The deviations of the corner frequency between the analytically derived result and the measurements may be caused by the parasitic capacitance of switches S 1 and S 2 . As the loop crossover is much lower than the corner frequency, the presented model is deemed to be suitable for practical applications.
When the load current I o alternately varies between 0.5A and 6A with a period of 12ms, the waveform of output voltage V o is shown in Fig. 16 . Based on the result, we can see that after the transient response time (about 2 ms), the output voltage tends to be steady-state. The load regulation characteristics of the proposed converter are provided in Fig. 17 . Based on the result, it can be seen that the proposed converter was well controlled with the self-driven active clamp circuit. Likewise, it tends to indicated that the calculated auxiliary winding number is sufficient to drive the active clamp switch. 
Conclusion
A SEPIC-input self-driven active clamp ZVS forward converter is proposed in this paper. With the simple auxiliary self-driven circuit, the active clamp switch can perform asymmetrical duty control and ZVS operation easily. It also makes the converter more reliable. The mathematical analysis of the detailed circuit operation modes is presented, and key issues about the self-driven design are discussed in this paper. Furthermore, the statespace modeling of the proposed converter has been provided in order to optimize dynamic performance. The small-signal model is then derived to study steady-state and transient characteristic simulations. The experimental results, based on a laboratory prototype circuit (15V/20A), are provided to verify the effectiveness and performance of the proposed converter. We achieved consistency good agreement between theoretical prediction and experimental data in both the gain and the phase up to one-tenth of the switching frequency. Because of these properties, the proposed converter is expected to find wide applications in DC power supply systems.
